Develop Your Projects

During development, you can use the Vivado Design Suite. You can implement project files in your project. Run.bat file will be used only evaluation phase by us.

Arrange Environment Files

- Open Run.bat file using the text editor.
- You must arrange the first line according to the installation directory. Under the installation directory, there must be a "settings64.bat" file. You should give this file path in the first line.

solution > Run.bat

```
call C:\Xilinx\Vivado\2017.4\settings64.bat

set folder=Simulation_Files
mkdir %folder%
cd "%folder%

::Register 8 Simulation
call xvlog ../Register8bit.v
call xvlog ../Register8bitSimulation.v
call xvlog ../Helper.v
call xelab -top Register8bitSimulation -snapshot reg8sim -debug typical
call xsim reg8sim -R
```

Example Submission Files

The required project files are given under "ExampleSubmission.zip" files. You must use these modules **without** changing names. The explanation for each file is given below. **The files must be the same as given.** Please do not put files in a folder. **If you do not submit it as ExampleSubmission.zip, the evaluation may not execute. You may get ZERO points.**

Name	**Explanation**	**Require Edit**
Register8bit.v	8-bit Register Module	YES
Register8bitSimulation.v	Simulation Test Bench of 8-bit Register Module.	You can add new tests to the given test scenario.
Helper.v	Helper module for the simulation modules.	NO
Run.bat	Execution Script of Testbench Files	Only first line

Run TestBench

- Open Command Prompt.
- Go to the project directory to arrange for submission.
- Write “Run.bat” command. Click Enter.

```
PS C:\Users\OMURFE\Vivado\ExampleSubmissionTest> .\Run.bat

C:\Users\OMURFE\Vivado\ExampleSubmissionTest>call C:\Xilinx\Vivado\2017.4\settings64.bat
The system cannot find the path specified.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OMURFE/Vivado/ExampleSubmissionTest/Register8bit.v" into library work
INFO: [VRFC 10-311] analyzing module Register8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OMURFE/Vivado/ExampleSubmissionTest/Register8bitSimulation.v" into library work
INFO: [VRFC 10-311] analyzing module Register8bitSimulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OMURFE/Vivado/ExampleSubmissionTest/Helper.v" into library work
INFO: [VRFC 10-311] analyzing module FileOperation
INFO: [VRFC 10-311] analyzing module CrystalOscillator
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -top Register8bitSimulation -snapshot reg8sim -debug typical
Multi-threading is on. Using 14 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.CrystalOscillator
Compiling module work.Register8bit
Compiling module work.FileOperation
Compiling module work.Register8bitSimulation
Built simulation snapshot reg8sim

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/OMURFE/Vivado/ExampleSubmissionTest/Simulation_Files/xsim.dir/reg8sim/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 17 14:12:06 2026...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/reg8sim/xsim_script.tcl
# xsim {reg8sim} -autoloadwcfg -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
run -all
-----------------------------------
Register8bit Simulation Started
[PASS] Test No: 1, Component: Q, Actual Value: 0x00000025, Expected Value: 0x00000025
[PASS] Test No: 2, Component: Q, Actual Value: 0x00000024, Expected Value: 0x00000024
[PASS] Test No: 3, Component: Q, Actual Value: 0x00000025, Expected Value: 0x00000025
[PASS] Test No: 4, Component: Q, Actual Value: 0x00000026, Expected Value: 0x00000026
[PASS] Test No: 5, Component: Q, Actual Value: 0x00000025, Expected Value: 0x00000025
[PASS] Test No: 6, Component: Q, Actual Value: 0x00000012, Expected Value: 0x00000012
[PASS] Test No: 7, Component: Q, Actual Value: 0x00000025, Expected Value: 0x00000025
[PASS] Test No: 8, Component: Q, Actual Value: 0x00000000, Expected Value: 0x00000000
Register8bit Simulation Finished
0 Test Failed
8 Test Passed
-----------------------------------
exit
INFO: [Common 17-206] Exiting xsim at Tue Feb 17 14:12:10 2026...
PS C:\Users\OMURFE\Vivado\ExampleSubmissionTest>
```

- Under the “Simulation_Files” folder created by “Run.bat”, there are “debug.txt” and “evaluation.csv” files. The “debug.txt file consists of testbench results for you. You should fix your design in case there are failed cases. The “evaluation.csv” file consists of the same results for the automatic evaluation system.